The order in which job vacancies are displayed is determined by a composite score based on the following factors:
Keyword Relevance: How well your search terms match the vacancy details. We prioritize matches found in the job title, followed by job requirements, location names, and educational levels. Matches within general employer information or the organization's name carry a lower weight.
Commercial Prioritization (Premium Jobs): Vacancies paid for by employers ('Premium' or 'Sponsored') receive a ranking boost and will appear higher in the search results.
Recency (Date Relevance): Newer vacancies are prioritized. The relevance score of a vacancy is reduced by half once the posting is older than 30 days.
Proximity (Distance Relevance): Vacancies located closer to your search location are ranked higher. For vacancies located more than 30 km from the search center, the relevance score is halved.
The final ranking is established by multiplying all these individual factors to calculate the total relevance score.
Salary: Competitive, depending on qualifications and experience
Vacancy Type: Full time, permanent
The Front-End Digital Design Engineer will join a small dynamic team that aims to develop a novel memory technology. The Engineer will be working closely with the engineering team and will undertake various engineering activities within the team where the individual will have the opportunity to make a significant impact.
We are seeking a skilled and enthusiastic Front-End Digital Design Engineer to join our innovative team, focusing on the design and development of digital circuits for a variety of applications. You will be involved in the architectural definition, RTL implementation, and verification of complex digital IP and sub-systems. This role involves working with standard design methodologies and EDA tools to ensure robust and high-quality designs for our semiconductor products.
Key responsibilities:
RTL Design and Development: Architect and implement high-quality, synthesizable RTL (Register Transfer Level) code using industry-standard Hardware Description Languages (HDLs) like Verilog or SystemVerilog.
System-Level Design and Integration: Collaborate with architects and system engineers to define functional blocks, interfaces, and control logic, ensuring seamless integration into larger SoC architectures.
Verification and Debugging: Participate in design verification activities, including testbench development using methodologies like Universal Verification Methodology (UVM) or constrained random stimulus generation, and formal verification techniques. You will also be involved in debugging RTL and system-level issues.
Timing Closure and Signoff: Work closely with backend teams to ensure timing closure and perform static timing analysis (STA).
Methodology and Tooling: Stay updated with the latest advancements in digital design methodologies and Electronic Design Automation (EDA) tools, adopting new approaches to enhance productivity and efficiency. EDA tools automate tasks such as circuit simulation, chip design/layout, and circuit verification.
Collaboration and Documentation: Work effectively in cross-functional teams, contribute to technical reviews, and maintain comprehensive design documentation, including specifications, design reports, and test plans.
Job requirements:
The candidate should possess a Bachelor or Master of Science degree in Computer Science, Electrical & Electronic Engineering, Material Science, or others, with 5+ years of directly relevant experience
Proven experience in front-end digital IC design.
Expertise in Verilog and SystemVerilog for RTL design and verification.
Hands-on experience with industry-standard EDA tools for simulation and synthesis. Some examples include Synopsys VCS, Cadence Xcelium, and Siemens Questa.
Good understanding of low-power design techniques.
Strong analytical and problem-solving skills.
Excellent communication and interpersonal skills, with the ability to work effectively in a team environment.
Proficiency in scripting languages like Python or TCL for automation of design flows.
Experience of taking designs into production
Experience with memory interfaces (Flash, SRAM).
Knowledge of standard interfaces (e.g., AMBA protocols - APB, AHB, AXI, SPI, I2C).
Exposure to formal verification techniques.
Experience or desire to be in a start-up environment.
Strong understanding of statistical analysis, strong analytical and problem-solving skills
Ability to plan, coordinate and take responsibility for effective and on-time completion of project activities
Self-motivated and creative with a passion for achieving success and excellence
Company:
LoMaRe Technologies is a semiconductor start-up developing emerging non-volatile memory (NVM) technologies with proprietary intellectual property. Headquartered in London, UK, LoMaRe is a spin-off company from world leading institution Imperial College London. Our company’s ambition is to commercialise scientific innovation and we are looking to add experienced experts to join our team in London to develop our memory technology. Apply to become a part of a future leader in semiconductor chip technology and join a dynamic fastpaced working environment with an ambitious and success-focused team.
To Apply
If you feel you are a suitable candidate and would like to work for LoMaRe Technologies, please do not hesitate to apply